Near-Memory Address Translation by Picorel, Javier et al.
Near-Memory Address Translation
Javier Picorel † Djordje Jevdjic ‡ Babak Falsafi †
†EcoCloud, EPFL ‡Microsoft Research
Abstract—Memory and logic integration on the same chip
is becoming increasingly cost effective, creating the opportu-
nity to offload data-intensive functionality to processing units
placed inside memory chips. The introduction of memory-
side processing units (MPUs) into conventional systems faces
virtual memory as the first big showstopper: without efficient
hardware support for address translation MPUs have highly
limited applicability. Unfortunately, conventional translation
mechanisms fall short of providing fast translations as contem-
porary memories exceed the reach of TLBs, making expensive
page walks common.
In this paper, we are the first to show that the historically
important flexibility to map any virtual page to any page frame
is unnecessary in today’s servers. We find that while limiting
the associativity of the virtual-to-physical mapping incurs no
penalty, it can break the translate-then-fetch serialization if
combined with careful data placement in the MPU’s memory,
allowing for translation and data fetch to proceed indepen-
dently and in parallel. We propose the Distributed Inverted
Page Table (DIPTA), a near-memory structure in which the
smallest memory partition keeps the translation information
for its data share, ensuring that the translation completes
together with the data fetch. DIPTA completely eliminates the
performance overhead of translation, achieving speedups of up
to 3.81× and 2.13× over conventional translation using 4KB
and 1GB pages respectively.
Keywords-Virtual memory; address translation; near-
memory processing; MMU; TLB; page table; DRAM; servers;
I. INTRODUCTION
Recent advancements in die-stacking technology have
enabled the integration of logic into conventional DRAM
chips [5], [11], reviving the decades old idea of processing in
memory [33], [51], [58], [66]. The logic in memory devices
can leverage the physical data proximity and immense
internal bandwidth to perform memory-intensive functional-
ities. This computation paradigm is known as near-memory
processing, and we refer to the computing devices as near-
Memory Processing Units (MPUs).
MPU’s adoption into conventional systems faces virtual
memory (VM) as the first major setback; without an address
translation mechanism, the usability of MPUs is severely
limited [75], [87]. Unfortunately, equipping MPUs with con-
ventional translation hardware comes at a high performance
overhead. Limited TLB reach causes high TLB miss rates
that grow with the dataset size and memory capacity [21],
[53]. The TLB miss penalty also grows with the memory
size as page tables can reside in any memory chip.
In this work, we leverage the observation that most mod-
ern online services and analytic engines are practically mem-
ory resident [7], [9], [21], [25], [35], [41], [57], [67], [76],
[95]. These systems experience page swapping extremely
infrequently and have much less fragmented memory lay-
outs. Because contiguous virtual pages are often mapped to
contiguous physical pages [71], [72], the conventional fully
associative page placement flexibility is overkill. We are the
first to show that restricting the mapping between virtual to
physical addresses from fully associative to set associative
(or direct mapped) has practically no impact on the page
fault rate.
Based on this novel observation, we propose the Dis-
tributed Inverted Page Table (DIPTA) translation mecha-
nism. DIPTA restricts the associativity so that all but a few
bits remain invariant across the virtual-to-physical mapping,
and with a highly accurate way predictor, the unknown bits
are figured out so that address translation and data fetch are
completely independent. Furthermore, to ensure that the data
fetch and translation are completely overlapped, we place the
page table entries next to the data in the form of an inverted
page table, either in SRAM or embedded in DRAM. Overall,
DIPTA completely eliminates the ever-growing performance
overhead of translation for in-memory workloads.
The primary contributions of this paper are:
•We show that address translation in the case of MPUs suf-
fers from limited reach and increasingly high miss penalty,
and can dramatically increase the execution time by more
than 3×.
•We show that modern server workloads do not need a fully
associative VM and can tolerate associativity ranging from
direct-mapped to 4-way associative.
•We propose DIPTA, a scalable near-memory address trans-
lation mechanism. DIPTA leverages the limited associativity,
which combined with a novel data placement and highly-
accurate near-memory way prediction, enables MPUs to
fully overlap address translation with data fetch.
• We propose two DIPTA implementations; one simple in
SRAM and one in DRAM. The DRAM implementation
performs data fetch and address translation in a single
DRAM access, and presents a novel DRAM layout to embed
metadata without affecting the OS page size.
Using a combination of trace-driven functional and full-
system cycle-accurate simulation, we show that DIPTA elim-
inates the address translation overhead, providing speedups
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Figure 1: Overview of an MPU chip and memory network topologies proposed in the literature.
of up to 3.81× and 2.13× over conventional translation
using 4KB and 1GB pages respectively. Our proposed 256B
way predictor (per memory partition) achieves 69%-91%
coverage for worst-case workloads.
The rest of this paper is organized as follows. Section II
introduces background on near-memory architectures and
virtual memory. Section III presents the associativity re-
quirements of in-memory server workloads. Sections IV and
V describe the DIPTA design and discuss the system-level
implications, respectively. Section VI presents the evaluation
methodology and results. Section VII discusses the related
work, and Section VIII concludes the paper.
II. BACKGROUND
A. Near-Memory Architectures
Figure 1 (a) illustrates the anatomy of an MPU chip. We
assume an organization similar to JEDEC’s High Bandwidth
Memory [14] or Micron’s Hybrid Memory Cube [5]. Each
memory chip consists of multiple (e.g., 16-32) vertical
DRAM partitions, called vaults, each with its own DRAM
controller and signals. The near-memory processing units
(MPUs) are scattered across the vaults as in prior work [15],
[37], [77], while a network-on-chip (NoC) connects all the
vaults to each other and to the off-chip links.
MPU-capable architectures consist of a pool of CPUs and
memory chips. Fig.s 1b, 1c, and 1d show the memory or-
ganizations considered in this paper. The CPU is connected
to multiple memory chips using high-speed point-to-point
SerDes links and a packet-based communication protocol.
Fig. 1b depicts a star topology where the CPU is connected
to a small number of memory chips [60], [79]. Larger
memory systems interconnect dozens of chips in a daisy
chain (Fig. 1c), which minimizes the number of links [37],
[77], or a mesh (Fig. 1d), which minimizes the number of
hops [15], [55].
B. Unified Virtual Memory
Many applications could benefit from near-memory pro-
cessing [39], [43], [56], [59], [69], [91]. The widespread
adoption of MPUs, however, depends on the efficiency
and usability of their programming model. To enhance
Figure 2: TLB miss rate as a function of TLB capacity.
programmability, industry is moving towards unified virtual
memory between CPUs and any computation unit in the
system [13], [80]. Unified virtual memory enables “pointer-
is-a-pointer” semantics [75], [87], thus avoiding explicit and
expensive data copies. More importantly, it provides a flat
address space that is familiar to common programmers,
while enforcing the required protection mechanisms to pre-
vent compromising the security of the system.
To the best of our knowledge, no prior proposals for
unified virtual memory between CPUs and MPUs are both
general and efficient. Simple approaches would let either
the CPU cores or an IOMMU translate addresses on behalf
of MPUs [37], [66], [87], [92]. These approaches incur a
translation overhead of hundreds of nanoseconds as a recent
study has shown [87]. Unfortunately, applications with poor
data locality, such as pointer chasing, would suffer from
frequent CPU-MPU communication. Furthermore, providing
conventional translation for MPUs implies high overhead
as contemporary memories are beyond the reach of today’s
TLBs and MMU caches [21], [53], [71], [72].
Figure 2 compares the TLB miss rate for hash-table
probes over a 32GB working set for 4KB and 2MB pages.
The figure indicates that even with large pages and a TLB of
1K entries, for every thousand instructions, there are 40 TLB
misses, each requiring a page table walk.1 Walking the page
table can be particularly expensive as it requires traversing
1The methodology is described in detail in Section VI.
Figure 3: Typical virtual address space of a Linux Process.
Dark-colored segments are exposed to the MPUs.
multiple memory network hops, resulting in a TLB miss
penalty that can exceed 500ns.
Such dramatic latency overhead can even hurt applications
that perfectly partition data so that every MPU accesses data
within its local memory [16], [35], [66], [77], [92]. Even in
such cases, as page table entries are arbitrarily distributed
across memory chips, the TLB miss penalty grows with
the average network distance and quickly becomes the
bottleneck, accounting for up to 70% of the execution time.
Note that this overhead is much larger for MPUs than it is
for CPUs, where page table accesses can account for up to
50% of execution time [21], [23], [54]. The reason is that
the average distance from an MPU to other memory chips is
significantly higher than the average CPU-memory distance
for typical topologies (Figure 1 (b), (c) and (d)).
Figure 3 shows the virtual address space layout of a
Linux process [63], featuring six virtual segment groups:
the read-only segments, which consist of the binaries (.text)
and globally visible constants (.ro); the read-write segments,
containing global variables (.rw and .bss); the heap segment,
which holds dynamically allocated objects; the mmap seg-
ments, for objects allocated through the mmap syscall; the
stack segment; and the kernel address space. We assume
only the dark-colored segments are visible to MPUs. The
virtual address space that is not exposed to MPUs (e.g., the
kernel space) still enjoys full associativity.
III. REVISITING ASSOCIATIVITY
Page-based VM is an essential part of computer systems.
At the time of its invention, the memory requirements of
all active processes in the system exceeded the amount of
available DRAM by orders of magnitude. A page table,
which is a fully associative software structure, was employed
to maximize allocation flexibility by allowing any virtual
page to map to any available page frame. Interestingly,
this architecture has barely changed and has only incorpo-
rated hardware structures to cache page table entries like
TLBs [30] and multi-level MMU caches [18], [23].
With storage devices in recent decades dramatically lag-
ging behind processors and memory in performance, and
DRAM continuously improving in density and cost, many
online services and analytic engines are carefully engineered
to fit their working set in memory [7], [9], [21], [25], [35],
[41], [57], [67], [76], [95]. Due to rare page swapping,
contiguous virtual pages are often mapped to contiguous
physical pages [71], [72], and hence the conventional page
placement flexibility provided by full associativity remains
largely unused. As such, we believe that the traditional full
Table I: Workload description.
Workload Description
Cassandra NoSQL data store running Yahoo’s YCSB.
Memcached Cache store running Twitter-like workload [59].
TPC-H TPC-H on MonetDB column store (Q1-Q21).
TPC-DS TPC-DS on MonetDB column store (Queries of [56]).
MySQL SQL storage engine running Facebook’s LinkBench [1].
Neo4j Graph store running a neighbor traversal operation [6].
RocksDB Embedded store running Facebook benchmarks [8].
associativity of VM (i.e., the flexibility to map a virtual page
to any page frame) should be revisited.
Limiting associativity means that a page cannot reside
anywhere in the physical memory but only in a fixed number
of locations. For instance, direct-mapped VM maps each
virtual page to a single page frame. Note that multiple
virtual pages could map to the same physical frame, resulting
in page conflicts. Increasing the associativity adds more
flexibility to the page mapping and reduces conflicts. To
understand the associativity requirements, we collect long
memory traces of applications (Table I) that benefit from
near-memory processing [15], [37], [39], [56], [59] using
Pin [61]. We extract the virtual page number (VPN) of each
memory reference and use it to probe a set-associative struc-
ture. We then vary the associativity to study the conflicts.
Table II (left) shows the page conflict rate as associativity
varies. As shown, little associativity is enough to eliminate
all page conflicts and match fully associative VM. On the
one hand, Memcached and RocksDB do not exhibit frequent
conflicts due to great contiguity in their virtual address
space, as subsequent virtual pages are mapped to subsequent
sets, never causing conflicts within a segment. On the
other hand, Neo4j and Cassandra exhibit a large number of
conflicts for a direct-mapped configuration because of their
numerous randomly placed JVM segments which conflict
with each other. However, conflicts drop fast, and 4 and
8 ways eliminate all the page conflicts for Neo4j and
Cassandra respectively. The reason for page conflicts is two-
fold: (i) the virtual space is not fully contiguous, and (ii)
the software is unaware of the set-associative organization.
Fortunately, the virtual space exhibits enough contiguity so
that even unmodified software tolerates limited associativity.
Table II (right) estimates the average memory access time
(AMAT) increase due to page conflicts. Here we conser-
vatively assume that MPU’s DRAM accesses are always
local (the lower the memory latency, the higher the relative
overhead of page conflicts). We also conservatively assume
that page conflicts always generate a page fault to an HDD,
taking 10ms [2]. Overall, limiting the VM associativity to
4 ways introduces virtually zero overhead (e.g., adding less
than < 1% to the AMAT in the worst case). This overhead
and the required associativity would further decrease in the
Table II: Impact of associativity on page conflict rate and page conflict overhead.
Page conflict rate Page conflict overhead norm. to memory latency
(page conflicts per million accesses) (rate × penalty / memory latency)
DM 2-Way 4-Way 8-Way 16-Way DM 2-Way 4-Way 8-Way 16-Way
RocksDB 8.4 × 10−2 3.0 × 10−2 2.5 × 10−2 2.2 × 10−2 0 2.8% 0.98% 0.83% 0.73% 0
TPC-H 1.0 1.6 × 10−1 1.7 × 10−3 0 — 33.68% 5.2% 0.06% 0 —
TPC-DS 1.4 × 10−1 2 × 10−4 0 — — 4.71% 0.01% 0 — —
Cassandra 1.1 3.7 × 10−2 3 × 10−4 0 — 37.2% 1.22% 0.01% 0 —
Neo4j 3.9 × 101 2.8 × 10−2 0 — — 1300.8% 0.93% 0 — —
MySQL 2.4 1.7 × 10−3 0 — — 80.48% 0.06% 0 — —
Memcached 5.0 × 10−2 7.8 × 10−3 0 — — 1.65% 0.26% 0 — —
presence of faster SSD storage or a small fully associative
software victim cache (as proposed before in the context of
direct-mapped hardware caches [50]).
IV. DIPTA
To remove address translation completely from the critical
path, it is necessary and sufficient to ensure that transla-
tion never takes more time than data fetch. Conventional
translation hardware does not meet this requirement, as TLB
misses—page walks—can take an unpredictable amount of
time to resolve.
We exploit limited associativity to design a novel and
efficient near-memory address translation mechanism. We
propose DIPTA (Distributed Inverted Page Table), an ad-
dress translation mechanism that completely eliminates the
overhead of page walks. DIPTA restricts the associativity so
that a page can only reside in a few number of physical
locations which are physically adjacent–i.e., in the same
memory chip and DRAM row. Hence, all but a few bits
remain invariant across the virtual-to-physical mapping, and
with a highly accurate way predictor, the unknown bits are
figured out so that address translation and data fetch are
completely independent. Furthermore, to ensure that the data
fetch and translation are completely overlapped, we place the
page table entries next to the data in the form of an inverted
page table, either in SRAM or embedded in DRAM. Hence,
DIPTA completely eliminates the overhead of page walks.
We first present a simple SRAM-based implementation of
DIPTA and then present a scalable implementation where the
translation information is embedded in DRAM.
A. SRAM-based DIPTA
As an effective way to ensure that the translation time
never exceeds the data fetch time, we propose to distribute
the translation information and co-locate it with the data,
fetching them together to avoid exposing the translation
latency. In the proposed architecture each DRAM vault
keeps the information about the virtual pages it contains in
an inverted page table. The resulting distributed page table
is looked up in parallel with the data fetch.
The inverted page table (per vault) is implemented as a
cache-like SRAM structure which is either direct-mapped
or set-associative, depending on the associativity of VM.
Assuming a 2GB MPU chip and 4KB pages, DIPTA would
contain 512K entries; one entry per page frame. Each entry
holds the VPN of the page residing in the corresponding
frame (36 bits) and the rest of the metadata, including 12
bits for the address space identifier (ASID) and 12 bits for
page flags, totaling less than 8B for 48-bit virtual addresses
(e.g., x86 64, ARMv8).2 The page table would occupy 4MB
per MPU chip. Assuming 16-32 vaults [5], [11], the per-
vault SRAM overhead totals 128KB-256KB. For illustration
purposes we assume 4KB DRAM rows.
A direct-mapped implementation is trivial as the DIPTA
SRAM lookup can proceed in parallel with the data fetch.
The reason is that the virtual address enables direct indexing
of both DIPTA and DRAM, as the virtual address uniquely
identifies the DRAM row and column of the target cache
block. The data fetch and translation can be issued indepen-
dently and in parallel, the former to the vault’s DRAM and
the latter to its DIPTA partition. As the per-vault SRAM
structure is small, fetching the translation is always faster
than fetching the data from DRAM. By the time the cache
block arrives, the translation metadata has already been
fetched, and checked against the memory request, taking
translation off the critical path.
Supporting associativity is not trivial because a memory
set now spans more than one page (depending on the
associativity), and hence more than one DRAM row. As
shown in Figure 4a, a virtual address can only identify a
memory set uniquely, and hence the actual way (or DRAM
row) where the target page resides is not known a priori.
To determine which of the DRAM rows the target page
resides, a lookup to the set-associative DIPTA partition is
required. After the lookup, the DRAM row and column are
used to fetch the data. Unfortunately, while such a solution
is simple, the serial DIPTA lookup puts the translation back
on the critical path.
We address the set-associative DIPTA lookup bottleneck
in two ways. First, to locate the DRAM row where the target
cache block resides, we propose to interleave pages within
2Note that memory requests coming from MPUs contain both the VPN
and ASID bits.
(a) Base layout (b) DIPTA layout
Figure 4: Page layouts of two consecutive DRAM rows.
DRAM rows so that a virtual address uniquely identifies
the DRAM row where the target cache block resides. As
an example, Figure 4b illustrates the data placement of two
4KB pages into two 4KB DRAM rows for a 2-way set-
associative VM. Because a DRAM row of 4KB cannot store
two 4KB pages, we strip the data across DRAM rows by
splitting each page into two parts. Even rows store the first
half of each page, whereas odd rows store the second half.
The target DRAM row is determined by the highest order
bits of the part of the virtual address that used to identify
the DRAM column (i.e., the page offset). In this example, it
is the highest order bit as it breaks the page in two halves,
which selects the second row (i.e., row i+1). This example
can be easily generalized to any associativity.
Second, while interleaving pages allows for locating the
target DRAM row, each row now contains chunks of multi-
ples pages, and hence the bits of the virtual address that used
to identify the DRAM column (i.e., the page offset) cannot
uniquely determine which page and hence cache block to
fetch, as shown in Figure 4b. A naive solution would read
all the ways from the DRAM row at once and in parallel
with translation, which would waste bandwidth and energy
proportional to the associativity [48], [78]. To avoid such
overheads, we employ a lightweight but highly accurate way
prediction. Way prediction eliminates the need to fetch all
the ways, while ensuring translation and data fetch happen
independently, yet in a single DRAM access.
We design an address-based way predictor as they have
been shown to achieve high accuracy for pages [26], [48],
[74]. Our way predictor is organized as a tagless array of
2k entries indexed by a k-bit XOR hash of those VPN bits
that determine the memory set within the vault (i.e., the bits
that determine the vault are excluded). In the case of a 4-
way associative system with 2GB 16-vault chips and 4KB
page frames, there are 13 bits that determine the set within
each vault. For a way predictor of 32 entries, we construct a
5-bit XOR hash (k=5) for indexing. Each entry encodes the
last accessed way in the set with two bits. In this case, the
total storage for way prediction is only 8B per vault, and
covers 32 sets or 128 local pages in each vault. Because
way prediction is done during the DRAM row activation, it
is off the critical path.
The combination of page interleaving and way prediction
allows for fully overlapping the translation time in the
common case of a predictor hit. Interleaving also minimizes
the misprediction penalty; a second column access to an
already opened DRAM row. Moreover, with the distributed
nature of the predictor, the prediction accuracy in one vault
is not affected by accesses to other vaults, boosting spatial
and temporal locality.
B. In-DRAM DIPTA
The SRAM solution is simple, but requires 4MB (16MB)
of SRAM for a 2GB (8GB) memory stack. The area
overhead grows linearly with the chip’s capacity, leaving
less space for MPUs. Dedicating a small fraction of a
vault’s DRAM to store DIPTA could completely eliminate
the SRAM overhead. However, arbitrarily storing DIPTA in
DRAM can make DIPTA lookups unpredictably long and
difficult to overlap with the data fetch. Moreover, DIPTA
lookups would contend for bandwidth with data fetches.
A recent die-stacked DRAM cache proposal [48] solves
the tag-data co-location problem by dedicating the first 64-
byte block in each DRAM row to store the tag metadata for
the page residing in that row. Due to the limited associativity,
the data location is independent of the tag content, hence
the tag and read can be overlapped on cache hits [48],
[78] by pipelining two separate back-to-back DRAM column
accesses, one for the tag and the other for the data. Unfor-
tunately, such a solution has an impact on the page size.
Assuming a 4KB DRAM row, reserving 64B for metadata
leaves 4096B − 64B = 4032B for the data, which may be
acceptable for hardware DRAM caches, but it is certainly
not acceptable for OS pages.
We instead propose a novel DRAM data layout illustrated
in Figure 5, where 63 4KB page frames are stored in
64 consecutive DRAM rows. For simplicity, we assume
4KB DRAM rows, although the solution can be trivially
generalized to any page frame and DRAM row size. Because
the first 64B in each row are reserved for metadata for all
pages residing in that row, the last block of the first page
cannot fit and is stored in the next row. In this example, each
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Figure 5: Metadata integration with 4KB pages & rows.
page spans exactly two DRAM rows, and each DRAM row
contains blocks from at most two different pages.
In Figure 5, the first block of Page 0 is placed in the
second block of Row 0; we denote its position as Offset 1,
while the first block (Offset 0) holds the metadata. The first
half of the metadata block contains metadata of the page
that ends in the current row (i.e., the page that could not
fit in the previous row), whereas the second half contains
metadata of the page that starts in the current row. Because
Row 0 contains only one page, the first part of the metadata
block is empty (denoted as X). The last block (B63) of
Page 0 also occupies the first available data slot (Offset
1), but in the subsequent row (Row 1). The first block of
the next page, Page 1, occupies the block at Offset 2 in
Row 1, whereas the last block occupies the same position
in the subsequent row, and so on. Page 62 starts at the very
end of Row 62, and occupies the entire Row 63. Because
no page starts in Row 63, the second metadata slot in this
row is empty. The layout of Row 64 is identical to the
layout of Row 0; rows 0-63 form a cycle. This solution
incurs no SRAM overhead and requires dedicating 64B
per DRAM row for metadata. The DRAM overhead is
data line size/DRAM row size and decreases with the
DRAM row size. For a 4KB DRAM row the overhead is
1/64 or ∼1.5% of DRAM capacity.
The target DRAM row for a given address is computed
with minimal logic as: block address/(k − 1), where k
is the number of 64-byte blocks per row, in this example
64. The exact position of the requested data block is given
by block address mod (k − 1) + 1. Both formulas can be
computed by a fairly simple hardware unit [78].
Much as in SRAM DIPTA, the set-associative DRAM
implementation follows the layout in Figure 4b. The first
block in each row contains the metadata belonging to all
the ways. The drawback of supporting high associativity
in the DRAM-based implementation is that the storage
overhead grows with associativity. For example, dedicat-
ing one block for metadata in a 2-way associative or-
ganization leaves an odd number of blocks for the data
to store two ways, wasting a block to ensure symme-
try, resulting in a DRAM overhead of associativity ×
data line size/DRAM row size. However, the unused
blocks could be used for more functionality (e.g., to store
coherence directory entries).
V. DISCUSSION
Page faults. The system must handle page faults triggered
by MPU memory accesses. We choose to interrupt the CPU
to run a handler, as MPUs may not be capable of running
the OS. Upon a page fault, DIPTA responds to the MPU,
notifying it of the fault. The MPU then places a request
in a memory-mapped queue indicating the faulting virtual
address and the responsible MPU’s ID, and interrupts the
CPU. After the missing page is brought into the memory,
the handler updates the affected DIPTA entry with the
new translation information. Once the fault is serviced, the
handler notifies the appropriate MPU, which resumes its
execution and retries the faulting address. Such page fault
processing is also employed in today’s integrated GPUs [87].
TLB shootdowns & flushes. Our solution to maintain
DIPTA entries coherent upon TLB shootdown and flush
operations is similar to those used in integrated GPUs [87]:
An OS driver monitors any changes on virtual address
spaces shared with the MPUs, triggering update operations
on DIPTA for the affected entries. Note that the inverted
nature of DIPTA eliminates any global coherence activity in
the memory network because updates to DIPTA are fully
localized to a single entry in the affected vault. DIPTA
entries include the address space identifier (ASID) bits which
avoids flushing all the entries of a given address space.
Memory oversubscription. We focus on workloads
whose working set fits (almost) entirely in memory. We
believe this scenario is the common case as memory is grow-
ing exponentially cheaper and bigger [36], while modern
online services and analytic engines consistently require low
response times [7], [9], [21], [25], [35], [41], [57], [67], [76],
[95]. Nevertheless, prior work on multi-GB caches backed
up with an order-of-magnitude larger DRAM memory, has
shown little sensitivity to associativity [48], [78].
Multiprogramming. DIPTA supports multiprogramming
as is, but may exhibit lower performance due to contention
for associativity. In the case of first-party workloads, servers
are often dedicated to in-memory services which take up
all resources to ensure performance isolation [62], [93], or
overprovisioned to operate at low to modest loads to achieve
responsiveness [20], [41], [47], [64]. In virtualized environ-
ments, however, where many applications are consolidated
on the same server, limited associativity may be an issue.
In this case, the OS could be aware of the associativity to
properly choose virtual addresses during segment allocation
to minimize the conflicts.
Synonyms. As with any inverted page table, synonyms
are not straightforward to handle [46]. A trivial approach
would enforce synonyms to either have the same virtual
addresses or to map to the same set [27], and extend each
DIPTA entry with extra storage. A more clever approach,
inspired by Yoon and Sohi’s work [94], would add a small
per-vault structure populated by the OS to remap synonym
pages to a single leading virtual page, and consequently
to a single page frame. In this work, we do not extend
DIPTA to support synonyms because we do not expose
shared libraries or the kernel address space, which are the
sources of synonyms [22], [94].
Cache hierarchy. In case MPUs integrate physical
caches, a naive approach would add a TLB to cache fre-
quently used page table entries, while TLB misses would be
accelerated by DIPTA. Upon a TLB miss, the translations
and data would be accessed in parallel (as part of the normal
operation), but cached in separate structures. A more natural
design, which also avoids TLBs and TLB shootdowns [88],
is to use virtual caches. Recent practical designs for virtual
cache hierarchies would be a perfect fit for DIPTA [70],
[94]. In this approach, MPUs access the cache with virtual
addresses, and upon a cache miss, the request is propagated
to DIPTA to translate and fetch the corresponding block.
Multi-level memories Although prior work on memory-
side processing assumes a single level [15], [16], [37], [77],
memory can be organized as a hierarchy, with a die-stacked
cache [79], [89] backed up by planar memory. For hardware-
managed caches, DIPTA performs the translation and ac-
cesses the page frame speculatively, and in case the page
frame is not in the cache, it is fetched from planar memory
as part of the standard cache miss operation. Once the page
frame is in the appropriate DRAM row, the data is sent
back to the MPU. The DIPTA page table entries have to be
embedded in both planar and die-stacked DRAM, and move
with the page frame. In software-managed hierarchies [79],
MPUs rely on the software API for explicit migration of
pages into the die-stacked memories, as MPUs cannot access
planar memory directly. As part of the page migration opera-
tion, the DIPTA page table entries are populated accordingly.
Operating system support. The operating system only
needs to guarantee that the virtual page number and the
page frame number map to the same memory set. OSs that
support virtual caches already provide this capability (e.g.,
Solaris [27] and MIPS OS [85]).
VI. EVALUATION
A. Methodology
Like the recent work on virtual memory [19], [21], [23],
[68], [71], [72], [81], we use a combination of trace-driven
functional and full-system cycle-accurate simulation.
1) Performance: Full-system simulation for the server
workloads listed in Table I is not practical. Hence, we resort
to the CPI models often used in VM research [24], [68],
[81] to sketch the performance gains. These prior studies
report performance as the reduction in the translation-related
cycles per instruction. As CPI components are additive, this
metric is valid irrespective of the workload’s baseline CPI.
We further strengthen this methodology by studying the CPI
savings on all memory cycles, not only on translation stalls
(as we overlap translation and data fetch operations). Our
model thus captures both the translation cycles and data
fetch cycles, which together constitute the largest fraction
of the total CPI in server workloads [35]. Hence, our results
are more representative of the end-to-end benefits of each
technique. The CPI is measured by feeding the memory
traces into our cycle-accurate simulator.
Furthermore, we evaluate a set of data-structure
traversal kernels—ASCYLIB [31]—in full-system cycle-
accurate simulation. ASCYLIB contains state-of-the-art
multi-threaded hash tables, binary trees, and skip lists. For
clarity, we present results for four representative implemen-
tations: Java Hash Table (Hash Table), Fraser Skip List
(Skip List), Howley Binary Search Tree (BST Internal), and
Natarajan Binary Search Tree (BST External). We choose
this specific suite because dynamic data structures are the
core of many server workloads (e.g., Memcached’s hash
table, RocksDB’s skip list), and are a great match for near-
memory processing [44], [56]. The abundance of pointer
chasing results in poor locality which allows us to stress the
translation and way prediction mechanisms.
2) Workloads: For the associativity experiments in Sec-
tions III and VI-B4, we collect long memory traces using
Pin [61]. For workloads with fine-grained requests (i.e.,
Memcached, RocksDB, MySQL, and Cassandra), the traces
contain the same number of instructions as the application
executes in 60 seconds without Pin. For analytics work-
Table III: System parameters.
MPU logic Description
Cores Single-issue, in-order, 2GHz
L1-I/D 32KB, 2-way, 64B block, 2-cycle load-to-use
MMU Description
TLB
4KB pages: 64-entry, 4-way associative
2MB pages: 32-entry, 4-way associative
1GB pages: 4-entry, fully associative
STLB 4KB/2MB pages: 1024-entry, 8-way associative
Caches
L4: 2-entry, fully associative [23]
L3: 4-entry, fully associative [23]
L2: 32-entry, 4-way associative [23]
Memory Description
MPU chip 8GB chips, 8 DRAM layers x 16 vaults
Networks 4, 8, 12, and 16 chips in daisy chain and mesh
DRAM tCK = 1.6ns, tRAS = 22.4ns, tRCD = 11.2ns
tCAS = 11.2ns, tWR = 14.4ns, tRP = 11.2ns
Serial links 2B bidirectional, 10GHz, 30ns per hop [52], [86]
NoC Mesh, 128-bit links, 3 cycles per hop
DIPTA Description
Configuration 4-way associative, 1024-entry WP
loads (i.e., MonetDB and Neo4j), we instrument the entire
execution. We feed the traces into a tool that models a
set-associative memory of 8GB, 16GB, and 32GB. For the
associativity experiments of Section III, the workloads are
tuned to use 8GB of memory. Then, we scale the workloads
up to 16GB and 32GB for Section VI-B4’s experiments.
The traces are collected on a dual-socket server CPU
(Intel Xeon E5-2680 v3) with 256GB of memory, using
the Linux 3.10 kernel and Google’s TCMalloc [3]. Address
space randomization (ASLR) is enabled in all experiments.
For the performance experiments of Section VI, we
employ the server traces of 32GB and 64GB, depending
on the size of the network. We use 32GB and 64GB for
the 4-chip and 16-chip configurations respectively. For the
data-structure kernels, each workload performs uniformly
distributed key lookups on its in-memory data-structure.
The datasets range from 16GB to 20GB (depending on the
workload) across all network configurations.
3) Simulation Parameters: We use the Flexus full-system
simulator [90], with detailed core, MMU, memory hierarchy,
and interconnect models. Following prior work on near-
memory processing, which assumes single-issue in-order
cores [15], [37], [77], we model the MPU cores after ARM
Cortex A7 [17]. We privilege the baseline with a high-end
MMU similar to Intel Xeon Haswell [29], [40], with multi-
level TLBs and MMU caches [18], [23]. We assume a 4-level
hierarchical radix tree page table [45] with 48-bit virtual
and physical addresses (as in ARMv8 and x86 64). The
MMU supports 4KB, 2MB, and 1GB pages. Note that page
table entries are transparently allocated in the L1-D cache.
We probe the cache with physical addresses for the baseline
and with virtual addresses for DIPTA. We verify that TLB
misses never reference a cache-resident block, and therefore
virtual and physical caches behave identically.
We assume the Hybrid Memory Cube organization with
eight 8Gb DRAM layers and 16 vaults [65]. We conserva-
tively estimate the die-stacked memory timing parameters
from publicly available information and research litera-
ture [37]. We employ a 4-way VM implementation of DIPTA
with a way-predictor of 1024 entries per vault. The DRAM
and SRAM implementations provide almost identical results,
with the tradeoff being between SRAM area and DRAM
capacity. The DRAM implementation has practically no
SRAM overhead (except for tiny way predictors) but occu-
pies space in DRAM for translations. The SRAM overhead
for 8GB chips is 16MB (partitioned across vaults) for an area
of 20mm2 in 22nm, corresponding to only 9% of the area of
an 8Gb DRAM die (e.g., 226mm2 [82]). Its access latency
of 8 cycles guarantees that the memory and DIPTA accesses
are overlapped. Table III shows the system parameters.
B. Results
We study the translation overheads as we vary the topol-
ogy and scale of the memory network, as well as the amount
Figure 6: Way prediction accuracy.
of data locality with respect to the MPU chips.
1) Way Prediction Accuracy: The way prediction accu-
racy on our server workloads (Table I) ranges from 96%-
99% due to spatial and temporal locality. To better stress the
way predictor, we study its accuracy on ASCYLIB, which
could be considered the worst case (e.g., the behavior of
Skip Lists is very similar to GUPS). Figure 6 shows the
way prediction accuracy for a 4-way associative organization
as the number of entries increases. A single entry requires
2 bits (4-ways), yielding very high accuracy, 69%-91%, at
a tiny storage cost. Besides leveraging the spatial locality,
the predictor’s distributed nature also boosts the temporal
locality: the accuracy in one vault is not affected by accesses
to others. In this work, we assume a 1024-entry way
predictor per vault, incurring only 256B per vault and 4KB
per chip storage overhead.
2) Where Does the Time Go?: Figure 7 shows the execu-
tion time breakdown and CPI of the data-structure kernels
for the conventional translation with 4KB pages. We perform
this experiment for 4- and 16-chip daisy chain topologies
to see the impact of the network size. We also control
the fraction of local data accesses, varying it from 25%
to 100%—an application that perfectly partitions its dataset
across the memory chips exhibits 100% data locality. As the
figure shows, improving data locality reduces the overall
execution time due to fewer cross-chip data accesses, but
also increases the relative contribution of address translation
to the total execution time—measuring up to 70% with high
locality.
The tree data structures kernels (i.e., BST Inter-
nal/External) show slightly better TLB locality compared
to the Hash Table and Skip List kernels. This locality
is exhibited in the top tree levels. Such locality is not
present in the hash table and skip list data structures, where
probes for different keys will likely access distinct pages.
Additionally, given a data locality point, the translation
overhead significantly increases with the network size for all
the kernels, as expected. Overall, the data-structure kernels
exhibit significant translation time, which usually increases
with the fraction of data locality and memory chip count.
Figure 7: Time breakdown and CPI for different data locality and network topologies.
Hence, reducing the cycles spent in translation has the
potential to bring great performance benefits.
3) Performance Analysis: Figure 8 shows the speedup
that the baseline with 1GB pages and both DRAM and
SRAM DIPTA implementations provide over the baseline
with 4KB pages, for 4- and 16-chip mesh and daisy chain
topologies, for the data-structure kernels. For space reasons
we present the results for the extreme locality points only:
25% and 100%; As expected, the speedup grows with
locality as well as with the average distance in the memory
network. Furthermore, the speedups on the daisy chain are
more pronounced as the average hop count is larger than
in the mesh. In the Hash Table and Skip List kernels,
which exhibit the poorest TLB behavior, translation accounts
for the largest fraction of the execution time among all
benchmarks, which is reflected in the speedup. In contrast,
the tree-based data structures exhibit better data and TLB
locality, and consequently, lower speedups. SRAM DIPTA’s
speedups over 4KB pages range between 1.58× and 3.81×,
with an average speedup of 2.11×, whereas the baseline
with 1GB pages improves the performance by 1.20× to
2.02×, with an average speedup of 1.45×. SRAM DIPTA’s
speedups over 1GB pages range between 1.14× and 2.13×,
with an average of 1.44×. DRAM DIPTA performs within
4% of SRAM DIPTA on average. Although omitted for
brevity, we also compare DIPTA against the baseline with
2MB pages, which performs only slightly better than 4KB
pages in most cases. As shown in the results, DIPTA
significantly outperforms conventional address translation
hardware. Note that DIPTA virtually eliminates the overhead
of address translation, and hence our results are equal to the
ideal translation mechanism of a perfect TLB.
Figure 9 shows the speedup of DRAM and SRAM DIPTA
implementations over the baseline that uses 4KB pages for
the server workloads on a mesh topology. The figure also
shows the impact of using 2MB pages. For the 4-chip
configuration, the speedup of SRAM DIPTA over 4KB pages
ranges between 1.09× and 1.25×, with an average of 1.19×.
Additionally, SRAM DIPTA’s speedup over the baseline
with 2MB pages ranges between 1.07× and 1.25×, with an
average of 1.15×. For the 16-chip configuration, the speedup
of SRAM DIPTA over 4KB pages ranges between 1.03×
and 1.35×, with an average of 1.23×. Lastly, DIPTA’s
speedup over 2MB pages ranges between 1.02× and 1.29×,
with an average of 1.16×. DRAM DIPTA performs within
1% of SRAM DIPTA on average. For clarity, we omit
the results with 1GB pages, which performs better than
4KB pages, but always worse than 2MB pages. Employing
1GB pages performs worse than 2MB pages because the
number of entries in the MMU for 1GB pages is significantly
limited; there are only four entries. As for the data-structure
kernels, DIPTA clearly outperforms conventional translation
hardware, while virtually delivering the performance of an
ideal translation with a perfect TLB.
4) Comparison with Other Proposals: Two recent pro-
posals on address translation for CPUs are direct segments
(DS) [21] and redundant memory mappings (RMM) [36].
These approaches exploit the abundant contiguity available
in the virtual address space of certain applications by map-
ping one (for DS) or a few (for RMM) virtual segments to
contiguous page frames.
A comparison of DIPTA with DS and RMM on ASCYLIB
is trivial, as these data-structure kernels have a very simple
memory layout where all the data is mapped to a single
virtual segment. To perform the more challenging compari-
son of these techniques on our set of server workloads, we
analyze the maximum contiguity available in their virtual
address space. We employ Linux’s pmap tool to periodically
scan their memory structure. The results are presented in
Table IV. Total segments represents the total number of
virtual segments. 99% coverage indicates the number of
virtual segments required to cover 99% of the physical
address space. Largest segment shows the fraction of the
physical address space covered with the largest virtual
segment. Largest 32 segments shows the fraction of the
physical space covered with the largest 32 segments. Note
that these results represent an ideal case for DS and RMM.
We employ datasets of 8GB, 16GB, and 32GB. For Neo4j,
we use two graphs of 8GB [6] and 16GB [10], respectively.
Table IV showcases several key points. First, for some
applications, such as MySQL and Memcached, a single large
segment covers most of the physical memory, and therefore
(a) Hash Table (b) Skip List
(c) BST External (d) BST Internal
Figure 8: Speedup results over 4KB pages for the data-structure kernels.
Table IV: Analysis of virtual segments as dataset scales
Total segments 99% coverage Largest segment Largest 32 segments
8GB 16GB 32GB 8GB 16GB 32GB 8GB 16GB 32GB 8GB 16GB 32GB
RocksDB 210 370 690 160 320 640 0.62% 0.31% 0.16% 20% 9.9% 5.0%
TPC-H 280 280 290 45 45 52 24% 24% 23% 94% 94% 95%
TPC-DS 420 400 400 170 170 160 9% 3.3% 3.3% 61% 50% 50%
Cassandra 390 410 520 25 33 130 59% 33% 20% 99% 99% 68%
Neo4j 200 890 — 30 210 — 59% 40% — 100% 51% —
MySQL 150 150 150 2 2 2 97% 97% 97% 100% 100% 100%
Memcached 52 52 52 1 1 1 100% 100% 100% 100% 100% 100%
DS would eliminate most TLB misses [21]. Nevertheless,
other applications, such as RocksDB and MonetDB (running
TPC-H and TPC-DS), exhibit a large number of segments,
and hence would expose the majority of the TLB misses.
Second, for most applications, the total number of seg-
ments and the number of segments needed for 99% coverage
are much higher than what the RMM work assumes. On
average, even for the small 8GB dataset, the total number
of segments is 4× higher, and the number of segments
for 99% coverage is almost an order of magnitude higher
than the requirements for the applications evaluated in [36].
The total number of segments places a burden on the
number of range TLB entries. For instance, Memcached,
which exhibits a very simple memory layout, requires a
range TLB of 32 entries to remove almost all the TLB
misses, although there is a single segment that covers almost
100% of the memory. The reason is that accesses to other
segments evict the largest segment’s entry. Hence, Table IV’s
last column represents the best-case range TLB coverage
for each workload. The range TLB is a fully associative
structure, because segment sizes vary, making the standard
indexing for set-associative structures hard. The area/energy
requirements of this fully associative structure alone could
dwarf the area/energy footprint of simple MPUs on the low-
power logic die [15], [34], [37], [77].
Third, although there could be hundreds of segments, the
associativity requirements for Section III’s 8GB dataset indi-
cate that associativity can be reduced to a small number. The
reason is that although segments are not fully contiguous, the
OS tends to cluster the segments (as shown in Figure 3), and
therefore nearby segments do not conflict with each other.
As seen in Table IV, some applications, such as RocksDB
and Cassandra, exhibit an increase in the number of seg-
ments as the dataset grows, increasing the pressure in both
the range TLB and the rest of RMM structures. For DIPTA,
we measure the sensitivity of page conflicts to associativity
as dataset scales, employing Section III’s methodology and
tuning the workloads to utilize 16GB and 32GB. Space
limitations preclude a graphical representation of the re-
sults, which resemble Table II: Conflicts drop more sharply
between direct-mapped and 2-way associativity, whereas
4-way associativity practically removes all page conflicts.
Figure 9: DIPTA and 2MB pages speedup over 4KB pages.
In all cases—8GB, 16GB, and 32GB—4 ways make the
page conflict overhead less than 1% of a memory access
in the worst case. The reason associativity requirements do
not increase is that the OS clusters segments around few
places (e.g., heap and mmap areas). The increase in nearby
segments does not increase the conflicts. In other words, the
number of conflicts is more closely related to the number of
clustered areas than to the number of segments.
Note that our experiments privilege DS and RMMs as
we employ TCMalloc’s memory allocator, which coalesces
segments when possible. For instance, employing Glibc’s
memory allocator generates more than 800 segments for
Memcached [70], while we only require a few tens of them
(as also corroborated by prior work [21], [53]).
Last, RMM replaces the conventional demand paging
policy for eager paging to improve contiguity in physical
memory. Additionally, the OS has to manage virtual memory
at a variable-sized granularity, which may create the external
fragmentation problem that plagued the first segment-based
VM designs [32]. In contrast, DIPTA makes less disruptive
changes to the OS operation as it employs conventional page
sizes and the default demand-paging policy.
VII. RELATED WORK
Processing in memory. Recent advancements in die-
stacking have enabled the integration of a sizable amount
of low-power logic into conventional DRAM chips [5],
[11], solving the density and cost problem of planar chips
that combined processing and DRAM [33], [51], [58],
[66]. Leveraging this technology, several domain-specific
architectures have emerged. NDC [77], Tesseract [15], and
NDP [37] consider a network of MPU chips. Tesseract relies
on message passing without virtual memory. NDC and NDP
assume a global address space with conventional address
translation. Ahn et al. [16] execute host instructions next to
the memory, while translation is performed on the CPU.
Unified address space. Industry and academia have been
recently pushing towards unified virtual memory between
CPUs and GPUs. Examples include AMD’s HSA [80]
and Nvidia’s Unified Memory [42], along with academic
publications [73], [75]. Both [75] and [73] propose a TLB ar-
chitecture to sustain the high translation throughput required
for GPU cores. A recent study on IOMMU translation for
integrated GPUs has shown that a TLB miss takes an order
of magnitude longer than on CPU cores [87].
Improving TLB performance. Several studies exploited
the contiguity generated by the buddy allocator and the
memory compactor. CoLT [72], clustered [71], and sub-
blocked [84] TLBs group multiple PTEs into a single TLB
entry. Direct segments [21] allows for an efficient mapping
between a single virtual segment mapped contiguously in
physical memory. Karakostas et al. [53] propose a fully
associative range-based TLB and page table to transpar-
ently exploit the available contiguity in the virtual and
physical address spaces. Transparent Huge Pages [12] and
libHugeTLBFS [4] increase the TLB reach by mapping large
regions to a single TLB entry.
Reducing associativity of virtual memory. We are not
the first to exploit reducing the associativity of VM. Several
degrees of page coloring—fixing a few bits from the virtual-
to-physical map—were proposed in the past. MIPS R6000
used page coloring coupled with a small TLB to index the
cache under tight latency constraints [85]. Page coloring
has also been used for virtually-indexed physically-tagged
caches [28] as an alternative to large cache associativi-
ties [38] or page sizes [49]. Back in the 70s, Alan Jay
Smith advocated the usage of set-associative mappings for
main memory—much like a cache—to simplify the page
placement and replacement [83] .
VIII. CONCLUSION
Providing the emerging memory+logic chips with VM
enables a whole new class of applications to run near mem-
ory, facilitates the interaction between CPUs and MPUs,
improves programmability, and enforces protection. To effi-
ciently support near-memory address translation, we observe
that the historically important flexibility to map a virtual
page to any page frame is largely unnecessary in today’s
servers. While limiting the associativity incurs no penalty, it
can break the translate-then-fetch serialization if combined
with careful data placement in the MPU’s memory, in which
case translation and data fetch are independently performed.
We propose DIPTA, a fully distributed inverted page table
which stores the translation information next to the data,
ensuring that the translation and data fetch always complete
together, completely eliminating the translation overhead.
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